Developed at Princeton University, it’s scalable and portable and can scale up to 500-million cores. OpenPiton is the world’s first open-source, general-purpose, multithreaded manycore processor and framework. We did this using a variety of tools: We used the OpenPiton design verification scripts, Icarus Verilog Simulator, SLURM workload management solution and Google Cloud standard compute configurations. How organizations can effectively leverage the elasticity of cloud to build highly utilized technology infrastructure How verification teams can benefit from auto-scaling cloud clusters How simulation can accelerate with more compute We wanted to create an easy set up using Google Cloud technologies and open-source designs and solutions to showcase three key points: Mature RTL verification flows include static analysis (checks for design integrity without use of test vectors), formal property verification (mathematically proving or falsifying design properties), dynamic simulation (test vector-based simulation of actual designs) and emulation (a complex system that imitates the behavior of the final chip, especially useful to validate functionality of the software stack).ĭynamic simulation arguably takes up the most compute in any design team’s data center. RTL designers use Hardware Description Languages (HDL) such as SystemVerilog and VHDL to create a design which then goes through a series of tools.
Register Transfer Level (RTL) design and modeling is one of the most time consuming steps in the design process, accounting for more than half the time needed in the entire design cycle. Chip designers with Electronic Design Automation (EDA) workloads share these goals, and can greatly benefit from using cloud.Ĭhip design and manufacturing includes several tools across the flow, with varied compute and memory footprints. Companies embark on modernizing their infrastructure in the cloud for three main reasons: 1) to accelerate product delivery 2) to reduce system downtime and 3) to enable innovation.
0 kommentar(er)
